

# Cryptanalysis with a cost-optimized FPGA cluster

Jan Pelzl, Horst Görtz Institute for IT-Security, Germany

hg

Horst-Görtz Institut  
für IT Sicherheit

UCLA IPAM Workshop IV

Special Purpose Hardware for Cryptography:  
Attacks and Applications

December 4 – 8, 2006

# Acknowledgements

## Special thanks to

Tim Güneysu, Christof Paar, Christian Schleiffer  
(Horst Görtz Institute, University of Bochum)

Gerd Pfeiffer, Manfred Schimpler  
(University of Kiel, hardware layout)

Jean-Jacques Quisquater, François-Xavier Standaert  
(Université Catholique de Louvain, DES-core)

Xilinx  
(generous donations of Spartan3 devices)

# Agenda

- Security vs. Cost
  - Design of the *COPACOBANA* FPGA Cluster
    - Application 1: DES Brute-Force
    - Application 2: Attack on ECC
  - Conclusion and Outlook



# When is a Cipher Secure?

## Symmetric crypto

- (hopefully) **only brute-force attack possible**
- „secure key lengths“: 112...256 bits (attack compl.  $2^{112} \dots 2^{256}$ )
- but in practice wide variety of keys: AES, DES, RC4, A5, ...
- attack complexities:  $2^{56} \dots 2^{256}$
- security of hash functions (MD5, SHA-1, ...)?

## Asymmetric crypto (RSA, ECC, DL)

- **algorithmic attacks** (e.g., factorization) dictate larger keys
- „secure key lengths“: > 2048 bits (> 160 bits for ECC)
- key lengths in practice:
  - RSA, DL: 1024 ... 4096 bits
  - ECC: 160 ... 256 bits
- attack complexities:  $2^{80}$  (?) ...  $2^{128}$

# Security and Computation

- Traditional: security of ciphers = **complexity** of attacks
- However: what really matters are the **costs** of an attack
- State-of-the-art:
  - $< 2^{50}$  steps can be done with PC networks (more or less conveniently)
  - $> 2^{80}$  steps are very hard with today's technology (probably also for intelligence agencies)



- ▶ **Major question: cost of attack for ciphers with 50...80 bits security?**  
(RSA1024, ECC160, SHA-1, DES, A5, ...)

# Introduction: Massive Computing

## Supercomputers (Cray, SG, SRC...)

- General (= complex & expensive) parallel computing architectures
- fast I/O, large memory, easy to program
- ▶ **poor cost-performance ratio for (most) cryptanalysis**




## Distributed computing (conventional PCs)

- Dedicated clients in clusters, or
- Using PC's idle time: E.g., SETI@home (BOINC framework)
- ▶ **problem of motivation, confidentiality issues**



## Special-purpose hardware

- ASIC - Application Specific Integrated Circuits (high NRE)
- FPGA - Field Programmable Gate Arrays (low NRE)
- ▶ **best cost-performance ratio**



# Introduction: Advantage of Hardware

## Cost-performance ratio of DES<sup>1)</sup>: PC vs. FPGA

- DES encryptions / decryptions per second



Pentium4@3GHz:  $\approx 2 \times 10^6$   
price per device (retail): € 80



Xilinx XC3S1000@100MHz  $\approx 400 \times 10^6$   
price per device (retail): € 40

► **Cost-performance ratio differs by 2-3 orders of magnitude!**

# Agenda

- Security vs. Cost
  - Design of the *COPACOBANA* FPGA Cluster
    - Application 1: DES Brute-Force
    - Application 2: Attack on ECC
  - Conclusion and Outlook





# What's in a name?

Copac**o**bana




# COPACOBANA: Design Principles

- Ability to perform  $\geq 2^{56}$  **crypto operations**
- **Re-programmable**: applicable to many ciphers (other apps.?)
- Strictly optimized **cost-performance ratio**:
  - off-the-shelf hardware (low-cost)
  - many logic resources (performance)
- **Modular** design
- **< 10,000 €** (including fabrication and material cost)
- **Parallel** architecture, based on 120 low-cost FPGAs
- Sacrifices
  - no global memory
  - no high-speed communication („only“ Mbit/s)

# COPACOBANA: Basic Design

- **Modular design:**
  1. Backplane
  2. FPGA modules (each with 6 low-cost FPGAs)
  3. Controller card with USB/ Ethernet interface



- Easily **extendable:**
  - Up to 20 FPGA modules with 6 FPGAs each
  - Connect multiple COPACOBANAs via USB/ Ethernet

# COPACOBANA: Alpha Prototype



# COPACOBANA: Beta Version



# COPACOBANA: What's inside?


Controller board

FPGA modules

Backplane

Power supply

Big cables




Scales easily:

- 20 FPGA modules/machine (120 FPGAs/ machine)
- multiple machines via USB/ Ethernet

# COPACOBANA: FPGA Modules

6x Spartan 3 FPGA (xc3s1000, FT256 packaging)



Connection to backplane (64-bit data bus)

# COPACOBANA: FPGA Modules

## Functionality:


- 6x Spartan-3 FPGAs (xc3s1000) per module
  - BGA packaging (FT256)
  - Internal clock rate up to 300 MHz
- Addressing:
  - HW decoded address of FPGA modules (GAL on backplane)
  - HW decoded address of single FPGA
  - Further addresses (5-bit) for FPGA-internal processing
- 64-bit data connection to backplane (bi-directional)
- 64-bit local bus (per module)
- Host cryptanalytical applications, e.g.,
  - Key search engines for DES
  - ECM engines
  - Pollard Rho engines





# COPACOBANA: Controller Module


Proprietary board (Cesys USB2FPGA w/ Spartan II)



# COPACOBANA: Controller Module

## Functionality:

- Programming of FPGAs:
  - Individual (download per FPGA)
  - Concurrent (download to all/ subset FPGAs)
- Communication with FPGAs:
  - Initialization of FPGA logic
  - Polling of FPGAs
- Communication with host-PC:
  - Redirecting results
  - Simple pre- and post processing
- New controller being developed (Ethernet, MicroBlaze, ...)



# COPACOBANA: Applications

First flexible cryptanalytical machine outside government agencies

## 1. Exhaustive key search of DES

- ciphers with  $2^{56} \dots 2^{64}$  attack steps possible

Attacks  
feasible

## 2. Real-world systems such as **ePass, Norton Diskreet, CSA...**

Robust  
security  
estimations

## 3. Elliptic Curve Discrete Logarithm Problem (ECDLP)

- Parallelized Pollard's Rho

Improves other  
attacks

## 4. Factorization

- Parallelized Elliptic Curve Method (ECM) as subroutine for GNFS  
(see GMU's talk later)

# Agenda

- Security vs. Cost
  - Design of the *COPACOBANA* FPGA Cluster
    - Application 1: DES Brute-Force
    - Application 2: Attack on ECC
    - Conclusion and Outlook



# Cryptanalytical Applications: Attacks on DES

## Data Encryption Standard (DES):

- Block cipher with 56-bit key
- Expired standard, but still used (legacy products, ePass, Norton Diskreet, ...)

## Exhaustive key search (conventional technology):


- Check  $2^{55}$  keys on average
- PC (e.g., Pentium4@3GHz)  $\approx$  2 mio. keys/sec
- Average key search with one PC  $\approx 2^{34}$  sec = 545 years!

► **Can do much better with special-purpose hardware!**



# Attacks on DES

## FPGA-based attacks on the Data Encryption Standard (DES):



- Exhaustive key search (FPGA based):

- 4 completely pipelined DES engines per FPGA (courtesy of the crypto group of UCL)
- one key per clock cycle per DES engine
- One FPGA@100MHz: 400 mio. keys/ sec

# Attacks on DES

- COPACOBANA: average key search of **8.7 days** @ 100 MHz
- Somewhat higher clock rates possible
- FPGA vs. PC (average key search in 8.7 days)
  - 22,865 Pentium 4 (**€ 3.6 million** incl. overhead)
  - or
  - COPACOBANA (total cost **€ 9000** incl. overhead)



# Attacks on DES

Host-PC application (console output):

```
DES key search (version 0.6)

DES exhaustive key search
-----
programming all FPGAs: >*****<(100%)>
type in plaintext (hex)  nah>1341343141343444<1sb
type in subspace (0...16383): 55
DES engine (0,1,2, or 3): 1
percentage (0...100): 3
plaintext: 1341343141343444
ciphertext: 36ca864f9359f49b
key : 00000000e0406e00
expansion stage: 18 DIMM modules with 108 FPGAs
DES key search started...

----- Status -----

```

	FPGA 0	FPGA 1	FPGA 2	FPGA 3	FPGA 4	FPGA 5
SLOT 1	✓ 2.73x (KS 0)	✓ 2.73x (KS 1)	✓ 2.73x (KS 2)	✓ 2.73x (KS 3)	✓ 2.73x (KS 4)	✓ 2.73x (KS 5)
SLOT 2	✓ 2.73x (KS 6)	✓ 2.73x (KS 7)	✓ 2.73x (KS 8)	✓ 2.73x (KS 9)	✓ 2.73x (KS 10)	✓ 2.73x (KS 11)
SLOT 3	✓ 2.73x (KS 12)	✓ 2.73x (KS 13)	✓ 2.73x (KS 14)	✓ 2.73x (KS 15)	✓ 2.73x (KS 16)	✓ 2.73x (KS 17)
SLOT 4	✓ 2.73x (KS 18)	✓ 2.73x (KS 19)	✓ 2.73x (KS 20)	✓ 2.73x (KS 21)	✓ 2.73x (KS 22)	✓ 2.73x (KS 23)
SLOT 5	✓ 2.73x (KS 24)	✓ 2.73x (KS 25)	✓ 2.73x (KS 26)	✓ 2.73x (KS 27)	✓ 2.73x (KS 28)	✓ 2.73x (KS 29)
SLOT 6	✓ 2.73x (KS 30)	✓ 2.73x (KS 31)	✓ 2.73x (KS 32)	✓ 2.73x (KS 33)	✓ 2.73x (KS 34)	✓ 2.73x (KS 35)
SLOT 7	✓ 2.73x (KS 36)	✓ 2.73x (KS 37)	✓ 2.73x (KS 38)	✓ 2.73x (KS 39)	✓ 2.73x (KS 40)	✓ 2.73x (KS 41)
SLOT 8	✓ 2.73x (KS 42)	✓ 2.73x (KS 43)	✓ 2.73x (KS 44)	✓ 2.73x (KS 45)	✓ 2.73x (KS 46)	✓ 2.73x (KS 47)
SLOT 9	✓ 2.73x (KS 48)	✓ 2.73x (KS 49)	✓ 2.74x (KS 50)	✓ 2.74x (KS 51)	✓ 2.74x (KS 52)	✓ 2.74x (KS 53)
SLOT 10	✓ 2.74x (KS 54)	✖ SUCCESSFUL ✖	✓ 2.74x (KS 56)	✓ 2.74x (KS 57)	✓ 2.74x (KS 58)	✓ 2.74x (KS 59)
SLOT 11	✓ 2.74x (KS 60)	✓ 2.74x (KS 61)	✓ 2.74x (KS 62)	✓ 2.74x (KS 63)	✓ 2.74x (KS 64)	✓ 2.74x (KS 65)
SLOT 12	✓ 2.74x (KS 66)	✓ 2.74x (KS 67)	✓ 2.74x (KS 68)	✓ 2.74x (KS 69)	✓ 2.74x (KS 70)	✓ 2.74x (KS 71)
SLOT 13	✓ 2.74x (KS 72)	✓ 2.74x (KS 73)	✓ 2.74x (KS 74)	✓ 2.74x (KS 75)	✓ 2.74x (KS 76)	✓ 2.74x (KS 77)
SLOT 14	✓ 2.74x (KS 78)	✓ 2.74x (KS 79)	✓ 2.74x (KS 80)	✓ 2.74x (KS 81)	✓ 2.74x (KS 82)	✓ 2.74x (KS 83)
SLOT 15	✓ 2.74x (KS 84)	✓ 2.74x (KS 85)	✓ 2.74x (KS 86)	✓ 2.74x (KS 87)	✓ 2.74x (KS 88)	✓ 2.74x (KS 89)
SLOT 16	✓ 2.74x (KS 90)	✓ 2.74x (KS 91)	✓ 2.74x (KS 92)	✓ 2.74x (KS 93)	✓ 2.74x (KS 94)	✓ 2.74x (KS 95)
SLOT 17	✓ 2.74x (KS 96)	✓ 2.74x (KS 97)	✓ 2.74x (KS 98)	✓ 2.74x (KS 99)	✓ 2.74x (KS 100)	✓ 2.74x (KS 101)
SLOT 18	✓ 2.74x (KS 102)	✓ 2.74x (KS 103)	✓ 2.74x (KS 104)	✓ 2.74x (KS 105)	✓ 2.74x (KS 106)	✓ 2.74x (KS 107)
SLOT 19	--- empty slot ---	--- empty slot ---	--- empty slot ---	--- empty slot ---	--- empty slot ---	--- empty slot ---
SLOT 20	--- empty slot ---	--- empty slot ---	--- empty slot ---	--- empty slot ---	--- empty slot ---	--- empty slot ---

```
Time elapsed: 0 days, 0 hours, 5 mins, 0 secs
Working in key subspace 0 to 107 (of 16384)
Active FPGAs: 108
Rate: 43.2 billion keys per second

>>> Key found in module 10, FPGA 1 at internal value [2e000000e0406e00]
>>> Verifying key interval: SUCCESSFUL -> Key is [ab]00000000e0406e00[crch]
>>> Key recovery in 300 seconds
```



# A Historical Perspective: The Power of Moore's Law

Breaking DES in days:

DeepCrack, 1998

\$250,000



COPACOBANA, 2006

\$10,000



Moore's Law: 50% cost reduction / 1.5 years

2006-1998 = 8 years  $\approx 5 \times 1.5$  years

Prediction:  $\$250,000 / 2^5 \approx \$8,000$  (close to actual \$10,000)

# Agenda


- Security vs. Cost
  - Design of the *COPACOBANA* FPGA Cluster
    - Application 1: DES Brute-Force
    - Application 2: Attack on ECC
  - Conclusion and Outlook



# ECDL Problem

- Many real-world applications rely on hardness of ECDLP
  - ECDSA,
  - ECDH,
  - ...
- Let  $P$  be a generator. Determine *discrete logarithm*  $\ell$  of a point  $Q$  such that

$$Q = \ell P.$$




# Generic ECDLP Attacks

If parameters are chosen with care, only generic attacks are possible

- 1. Naïve Search:** Sequentially test  $P, 2P, 3P, 4P, \dots$ 
  - Brute force attack is infeasible if  $\#E \geq 2^{80}$
- 2. Shank's Baby-Step-Giant-Step Method**
  - Complexity in time AND memory of about  $\sqrt{\#E}$
- 3. Pollard's Rho method ( $\rho$ )**
  - Most efficient algorithm for general ECDLP
  - Complexity of  $\sqrt{\#E}$

Note: All attacks are **exponential** in the bit length of the group order

# Multi Processor Pollard Rho (MPPR)



Colliding DP trails of multiple processors  $w_i$


- Best known attack against general ECC
- Proposed by van Oorschot/Wiener in 1999
- Processors have individual search paths for “Distinguished Points” (DP)
- DP are stored at central server
- Duplicate DP = ECDLP solution

**Parallelization idea:** speed up linear in number of employed processors

# Hardware Implementation (Top Layer)




Central Server



Neither

- fastest, nor
  - smallest
  - implementations is needed, but
  - **Time-Area Optimum.**
- 
- Each FPGA: multiple point engines (PRCore) each computing a separate trail.
  - All cores store distinguished points in a shared point buffer.
  - Buffer locking & host communication are needed to transfer DPs to the server.
  - FPGA to Host communication via serial (for debugging) or proprietary bus interface.

# ECDLP Attack Comparison: SW vs. HW for \$10.000



# ECDLP Attacks for US\$ 1 million

Bit size k	PC Cluster	COPACOBANA (estimate)	ASIC (estimate)
80	40.6 h	2.58 h	-
96	8.04 d	14.8 h	-
<b>112 (SEC-1)*</b>	<b>6.48 y</b>	<b>262 d</b>	<b>1.29 d</b>
128	$1.94 \times 10^3$ y	213 y	1.03 y
<b>160</b>	<b><math>1.51 \times 10^8</math> y</b>	<b><math>2.58 \times 10^7</math> y</b>	<b><math>1.24 \times 10^5</math> y</b>

\* SECG (STANDARDS FOR EFFICIENT CRYPTOGRAPHY)



# Agenda

- Security vs. Cost
  - Design of the *COPACOBANA* FPGA Cluster
    - Application 1: DES Brute-Force
    - Application 2: Attack on ECC
  - Conclusion and Outlook



# Conclusion – COPACOBANA

- Results
  - DES in 8.6 days (possibly 50% speedup in near future)
  - ECC-p163 attack currently  $\approx$  \$ 1 trillion ( $\$10^{12}$ )
    - Moore's Law: ECC 160 will stay secure for  $\approx$  20 years
  - ECC-112 (SEC-1 standard): insecure!
  - possibly real-time attack against ePass
- Many marginally weak ciphers are breakable
- „Strong“ ciphers (AES, RSA-1024, ECC-163, ...) not breakable, but robust estimates by extrapolation of COPACOBANA results
- Several future applications are currently investigated
- Pictures, papers, and much more at [www.copacobana.org](http://www.copacobana.org)
- We are looking for partners for other applications

# Outlook

## Future work includes

- Optimization of the COPACOBANA platform:
  - harden communication framework (almost done)
  - analyze SECG 80, 112, 128
  - implement parallel ECM for COPACOBANA
- Optimization of VHDL implementations
- Optimization of hardware platform (beyond prototype)
- Hardware based attacks demand for re-evaluation of security of, e.g., ECC
- Further applications: Smith-Waterman algorithm for scanning DNA sequences against databases

**Questions?**